A case study on the effectiveness of Wafer-Ring Multi-sites test handler to improve of Production Output

Voon Ching Khoo


The conventional method allows testing of only one chip at a time (single-site testing). However, due to advancements in testing procedures, current test technologies are able to conduct dual-sites testing, quad-sites testing, octal-sites testing, 16-sites testing, 32-sites testing, and so on. In line with this, the multi-site testing approach is a method that increases the number of chips that can be tested in a single touch-up. This method allows more chips to be tested per hour, thus improving the testing throughput. In this research the author take the initiative to develop a multi-sites throughput model to investigate the effectiveness of multi-site testing approach on improving the testing throughput. In the case study, five multi-site configurations were applied. These configurations were single-site, quad-sites, octal-sites, ×16-sites, and ×32-sites. A hypothesis was analyzed by using one-way ANOVA and Post Hoc Test. 


multi-site;test handler;semiconductor testing;multi-sites testing model

Full Text:



Goodall, I R.,Fandel, D., Allan, A., Landler, P., and Huff, H.R. (2002) “Long-term Productivity Mechanisms of the Semiconductor Industry,” Semiconductor Silicon 2002 Proceeding of American Electrochemical society, pp. 125 – 144.

Bao, G. (2003) “Challenges in Low Cost Test Approach for ARM9 Core Based Mixed-Signal SoC Dragon ball,” Proceedings International Test Conference, pp. 512-519.

The Malaysian Government Valuation and Property Service Department Report 2011, Pusat Maklumat Harta Tanah Negara (NAPIC), Putrajaya, 2011.

Rivoir, J. (2003) “Lowering Cost of Test: Parallel Test or Low-cost ATE?” Proceedings of the 12th Asian Test Symposium.

Evans, A.C. (1999) “Applications of Semiconductor Test Economics, and Multisite Testing to Lower Cost of Test,” Proceedings of the International Test Conference, pp. 113-123.

Kelly, J. (2008) “Multi-site Efficiency and Throughput,” Technical Paper for Verigy.

Horgan, J. (2004) “Test & ATE – Cost of Test,” retrieved Nov 20, 2011, from www.edacafe.com/magazine/magazine_20040315.html.

Fogiel, M, Microeconomics. New Jersey: Research and Education Association, 2003.

Babcock, D.L, Managing Engineering and Technology. New Jersey: Prentice-Hall, Inc, 1996.

Bruton, G.D, The Management of Technology and Innovation. OH: Thomson Higher Education, 2007.

Lee, D.R. and Mckenzie, R.B, Microeconomics for MBAs. New York: Cambridge University Press, 2006.

Noori, H, Managing the Dynamics of New Technology. New Jersey: Prentice-Hall, Inc. 1990.

Turley, J, The Essential Guide to Semiconductors. New Jersey: Pearson Education, Inc. 2009.

Thamhain, H.J, Management of Technology. New Jersey: John Wiley & Sons, Inc. 2005.

Samuelso, P.A. and Nordhaus, W.D, Economics. Singapore: McGraw-Hill Higher Education, 2002.

Rivoir, J. (2004) “Parallel Test Reduces Cost of Test More Effectively Than Just a Cheap Tester,” Conference publication of Electronics manufacturing technology symposium, 2004. IEEE/CPMT/SEMI 29th International, pp. 263-272.

Moore, G.E. (1965) “Cramming More Components onto Integrated Circuits,” Proceedings of IEEE, pp. 82-85.

Aizcorbe, M.A. (2002) Price Measures for Semiconductor Devices, U.S. Bureau of Economic Analysis (BEA) 2002 Working Paper Series.

Lee, D.R. and Mckenzie, R.B. (2006) Microeconomics for MBAs. New York: Cambridge University Press.

Turley,J (2009)The Essential Guide to Semiconductors.NewJersey:Pearson Education, Inc.


Recent Standards,” Institute of Technology Blanchardstown Journal

Issue, pp. 24-35.

Lew, B.K. (2006) “Test Cost Saving and Challenges in the

Implementation of x6 and x8 Parallel Testing on Freescale 16-bit HCS12 Micro-controller Product Family,” Proceedings of the 3rd IEEE International Workshop on Electronic Design, Test and Application.

Volkerink E.H, Khoche, A., Rivoir, J. and Hilliges,K..D.(2002) Test Economics for Multi-site Test with Modern Cost Reduction Techniques. Proceedings of the 20th IEEE VLSI Test Symposium


  • There are currently no refbacks.

Disclaimer: The opinions, claims, and conclusions expressed in the articles published in the International Journal of Engineering and Technology are those of the authors. They do not necessarily reflect the views or opinions of the International Journal of Engineering and Technology, its editors, Akamai University, its administration, or Board of Directors. The research and theories presented in these articles are solely the claims of the contributing author(s). The International Journal of Engineering and Technology assumes no responsibility for damages; real or imagined, arising from the use or misuse of information contained in these articles. The International Journal of Engineering and Technology is provided free to the community as a public service of Akamai University. No part of this journal shall be considered as promotional material or solicitation. Akamai University is not accredited by an accrediting agency recognized by the United States Secretary of Education. Full accreditation information may be viewed at http://www.akamaiuniversity.us/aboutus.html#7Copyright 2004-2016; Akamai University. All rights reserved.